Hi,
If I understood correctly, some of the cost optimization comes from manufacturing more chips per wafer.
I was wondering if they were manufactured with the exact same caracteristics ( 65nm / 1GHz clock ) and just more per wafer (larger wafer ?) or if they were going to be smaller technology.
In anycase, waiting for pictures of the die in high res :p
Cheers,
Sylvain