Any idea, when Vivado support might become available? Loading up in the Planahead in Vivado doesn't work unfortunately (can't find the system module) and the timing will need converting.
But it supports SystemVerilog for synthesis which would be nice for more complex PL parts.
Not asking for a date, just a rough idea would be nice, as you've mentioned moving to Vivado is the plan in a few posts.